

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/492,242	01/27/2000	Andrew E. Kalman	P4300	9619	
24739 7590 11/10/2003 CENTRAL COAST PATENT AGENCY PO BOX 187 AROMAS, CA 95004			EXAMINER		
			TANG, KENNETH		
			ART UNIT PAPER NUM		
			2127	1.	
•	·		DATE MAILED: 11/10/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	-	Applicant(s)			
Office Action Summary		09/492,242		KALMAN, ANDREW E.			
		Examiner		Art Unit			
		Kenneth Tang		2127			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1)🖂	Responsive to communication(s) filed on 26 A	<u>lugust 2003</u> .					
2a)□	This action is FINAL . 2b)⊠ This action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.						
·	5) Claim(s) is/are allowed.						
l ' <u> </u>	6) Claim(s) <u>1-20</u> is/are rejected.						
•	7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement. Application Papers							
	The specification is objected to by the Examine	•					
10)⊠ The drawing(s) filed on is/are: a)□ accepted or b)⊠ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) ☐ All b) ☐ Some * c) ☐ None of:							
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.							
Attachment(s)							
1) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	4) 5) 6)		r (PTO-413) Paper No(s) Patent Application (PTO-152)			

DETAILED ACTION

1. This non-final action is in response to paper number 7, Amendment B, which was received on 7/31/03. Applicant's arguments have been fully considered but they are not moot in view of new grounds of rejections. Claims 1-20 are presented for examination.

Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "kernel", "subroutines", and "characterized in that the kernel constrains context switching to occur only task level, rather than allowing context switches at lower sub-routine level" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention for the following reasons:

Application/Control Number: 09/492,242

Art Unit: 2127

- The preamble is directed to use of minimal-memory controllers. However, there is no step or means in the claim, which is related to this statement.
- It is unclear whether claim 1 is a method claim or system claim.
- Claim 1 characterizes that the kernel controls context switching. This is not a step or in the form of a means plus function.
- In claim 1, "rather than allowing" is not a step but rather a statement of intended results.



UNITED STATES PATENT AND TRADEMARK OFFICE

Commissioner for Patents
United States Patent and Trademark Office
P.O. Box1450
Alexandria, VA 22313-1450

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Song et al.(hereinafter Song) (US 6,061,711) in view of Bronte (US 6,061,709), and further in view of Gamache et al. (hereinafter Gamache) (US 5,202,991).

Referring to claim 1, Song teaches a real-time operating system (RTOS) ("real-time operating system", col. 4, lines 11-12) for use with minimal-memory controllers ("minimal

Application/Control Number: 09/492,242

Art Unit: 2127

amount of processor state information", "minimal processor state information sub-block 614", "memory", col. 12, lines 2-10) comprising:

- a kernel for managing task execution, including context switching ("real-time kernel 510", "scheduling tasks for execution", col. 7, lines 16-33, and "In a multi-tasking computing system environment, one program is halted and context switched out so that a processor may context switch in a subsequent program for execution", see Abstract);
- a plurality of defined tasks as code sets, individual ones of the tasks having subroutines for accomplishing tasks ("software", "scheduling tasks for execution", col. 7, lines 27-33, and "task instruction", col. 12, lines 11-17, and "more than two tasks", col. 15, lines 31-35, "performs general processing functions", "real-time operating system operations", col. 4, lines 10-11)); It is inherent that the "task instruction" is a set of computer code.

Song fails to explicitly teach:

- having the subroutines callable in nested levels for accomplishing the tasks.
- characterized in that the kernel constrains context switching to occur only task level, rather than allowing context switches at lower sub-routine level.

However, Bronte teaches context switching with subroutines or "service calls" in nested levels for accomplishing tasks ("service calls", "call is nested", "from tasks", "kernel", col. 10, lines 1-13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the feature of having the subroutines callable in nested levels for accomplishing tasks for the reason of increasing the control of the system. By having scheduling context

switching when the kernel is nested, the process guarantees that all scheduling occurs only once (col. 10, lines 7-10). Furthermore, the reference of Bronte teaches context switching with a kernel occurring at the task level ("context switch", "kernel which changes the current running task to a new running task", "executing context to the new running task", "task control block is going to be the next to execute", col. 10, lines 28-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the feature of having the context switching to occur at the task level for the reason of maintaining the control of the system. Context switches need to be at the task level because a single start/resume address is stored per task and the task always returns to the scheduler.

Page 5

Furthermore, Gamache teaches restricting and constraining to only the task level with the use of interrupt priority levels ("Generally, when a processor is blocked from working in a critical region having a given interrupt priority level, the blocked processor may service only other tasks having higher interrupt priority <u>levels</u>.", col. 1, lines 37-41, and "means, connected to the means for maintaining, for updating the current priority value of a processor from a previous priority value to a new priority value that corresponds with its execution of a new task, and for updating the current priority value of a processor when the processor has been temporarily blocked from executing a new task because of a conflict with another processor, the current priority value being updated from the new priority value to a temporary priority value that is lower than the new priority value but no lower than the previous priority value, whereby the processor, while the conflict exists, may execute only those alternative tasks having priority levels which are no lower than the previous priority value.", see claims 1 and 6). It would have been obvious to one

Application/Control Number: 09/492,242

Art Unit: 2127

of ordinary skill in the art at the time the invention was made to include the feature of context switching only at the task level by using priority levels for the reason of executing tasks which are more important first ("Generally, when a processor is blocked from working in a critical region having a given interrupt priority level, the blocked processor may service only other tasks having higher interrupt priority levels.", col. 1, lines 37-41).

Referring to claims 2 and 12, Song teaches:

- the RTOS operates with a single call return stack common to all of the defined tasks

("return address", "application program", "program execution block 602", "return

address stack", "context switched", "current address" located in "vector program

counter", col. 10, lines 65-67 and col. 11, lines 1-4). It is inherent in the reference of

Song that the call for the soft return address to the stack during the context switching is

common to all of the defined tasks.

Referring to claims 3 and 13, Bronte teaches:

- the single stack is implemented as a general-purpose stack ("operand stack", "stack pointer", Figure 9, and col. 8, lines 35-42).

While claims were rejected under 35 USC 112, 1st and 2nd paragraph, in order to advance prosecution, claims will be treated on the merits in view of the examiner's best understanding of the disclosure and the prior art.

Art Unit: 2127

Referring to claims 4 and 14, Song teaches:

the single stack is implemented as a hardware call ...return stack ("return address <u>stack</u>", lines 65-67 and col. 11, lines 1-4, "bits of VISRC are set by harware", "bits are reset by software before execution of the co-processor 204 resumes", "enable bit set", "interrupt is signaled", col. 5, lines 31-40).

Referring to claims 5 and 15, Bronte teaches:

- comprising a specific task control block assigned to each task, wherein a single task-resume address is saved ("Each task has an associated task control block that resides in system memory.", col. 10, lines 28-29).

Referring to claims 6 and 16, Bronte teaches:

- additional task-specific information is saved (within the "task control block", "context save", "context restore", "task", "saves the registers", col. 10, lines 40-48).

Referring to claims 7 and 17, Song teaches:

- a task-resume address is obtained in a context switch by placing a label at the point where the task is to resume ("marked", "context switch program instruction", "multiple locations", "processor state information", "resuming execution", col. 2, lines 25-30, and "save location of context restoration subroutine sub-block 616, Figure 6, "task instruction", "offset field identifies an address of a context restoring subroutine location

which coprocessor 204 will execute upon <u>resumption</u> of the context switched out program", col. 12, lines 11-34);

- obtaining the address of the label and storing that address as the task-resume address

("save location of context restoration subroutine sub-block 616, Figure 6, "task

instruction", "offset field identifies an address of a context restoring subroutine location

which coprocessor 204 will execute upon resumption of the context switched out

program", col. 12, lines 11-34);

Referring to claims 8 and 18, Song teaches:

- multiple labels are used within a single task to accomplish multiple context switches ("marked", task such as a "context switch program instruction", "multiple locations", "pluralities of interspersed context switch markers", "allocated to storage of processor state information", col. 2, lines 22-46).

Referring to claims 9 and 19, Song teaches:

- a wait-on-event function characterized in that the function is called only at task-level, returns a value based on whether an event is available or not, and initiates a context switch or not based on the returned value ("context switch request detector", "context switch markers", "a request to context switch out the program", "detected context switch request", "processor state information", col. 2, lines 47-60). In addition, the reference of Bronte teaches context switching with a kernel occurring at the task level ("context switch", "kernel which changes the current running task to a new running task",

"executing context to the new running task", "task control block is going to be the next to execute", col. 10, lines 28-39)

Referring to claims 10 and 20, Song inherently teaches:

- a wait-on-event function enclosed within a (while) loop at task level, and characterized in that the task calls the wait-on-event function in the loop and examines its return code, exiting the loop if the event is available and initiates a context switch if not, and in the event of a context switch, the task recalls the wait-on-event function after resumption, being still in the loop, and repeats this procedure until exiting the loop.

The reference of Song inherently shows the while loop through illustration by a schematic/process flow diagram of the (See Figure 6). The task calls the wait-on-event function at 602. It keeps looping between 602, 604, and 606 and exits when a positive response for a context switch request is made (at 606). In the event of a context switch, the task recalls the wait-on-event function after resumption at 610 and keeps looping until it exits the loop.

Referring to claim 11, it is rejected for the same reasons as stated in the rejection of claim 1.

Remarks

5. Applicant's arguments have been fully considered but they are not moot in view of new grounds of rejections.

Art Unit: 2127

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kenneth Tang whose telephone number is (703) 305-5334. The examiner can normally be reached on 9:00am-6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William Grant can be reached on (703) 308-1108. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 746-7140.

Kt 10/28/03

MAJID A. BANANKHAH PRIMARY EXAMINER